Source: Proceedings. Conference titles: European Workshop on Low Temperature Electronics. Unidade: EP
Assunto: MICROELETRÔNICA
ABNT
PAVANELLO, Marcelo Antonio et al. Comparison between drain induced barrier lowering in partially and fully depleted 0.13'mu'm SOI nMOSFETs in low temperature operation. 2004, Anais.. Noordwijk: Escola Politécnica, Universidade de São Paulo, 2004. . Acesso em: 29 nov. 2025.APA
Pavanello, M. A., Martino, J. A., Simoen, E., & Claeys, C. (2004). Comparison between drain induced barrier lowering in partially and fully depleted 0.13'mu'm SOI nMOSFETs in low temperature operation. In Proceedings. Noordwijk: Escola Politécnica, Universidade de São Paulo.NLM
Pavanello MA, Martino JA, Simoen E, Claeys C. Comparison between drain induced barrier lowering in partially and fully depleted 0.13'mu'm SOI nMOSFETs in low temperature operation. Proceedings. 2004 ;[citado 2025 nov. 29 ]Vancouver
Pavanello MA, Martino JA, Simoen E, Claeys C. Comparison between drain induced barrier lowering in partially and fully depleted 0.13'mu'm SOI nMOSFETs in low temperature operation. Proceedings. 2004 ;[citado 2025 nov. 29 ]
