Low-frequency noise for different gate dielectrics on state-of-the-art UTBOX SOI nMOSFETs (2013)
- Authors:
- Autor USP: MARTINO, JOAO ANTONIO - EP
- Unidade: EP
- Assunto: MICROELETRÔNICA (CONGRESSOS)
- Language: Inglês
- Imprenta:
- Publisher: Institut Superieur d'Électronique
- Publisher place: Paris
- Date published: 2013
- Source:
- Título: EUROSOI 2013
- Conference titles: European Workshop on Silicon on Insulator Technology, Devices and Circuits
-
ABNT
MARTINO, João Antonio et al. Low-frequency noise for different gate dielectrics on state-of-the-art UTBOX SOI nMOSFETs. 2013, Anais.. Paris: Institut Superieur d'Électronique, 2013. . Acesso em: 27 jan. 2026. -
APA
Martino, J. A., Santos, S. D. dos, Simoen, E., Strobe, V., Cretu, B., Routoure, J. -M., et al. (2013). Low-frequency noise for different gate dielectrics on state-of-the-art UTBOX SOI nMOSFETs. In EUROSOI 2013. Paris: Institut Superieur d'Électronique. -
NLM
Martino JA, Santos SD dos, Simoen E, Strobe V, Cretu B, Routoure J-M, Carin R, Aoulaiche M, Veloso A, Claeys C. Low-frequency noise for different gate dielectrics on state-of-the-art UTBOX SOI nMOSFETs. EUROSOI 2013. 2013 ;[citado 2026 jan. 27 ] -
Vancouver
Martino JA, Santos SD dos, Simoen E, Strobe V, Cretu B, Routoure J-M, Carin R, Aoulaiche M, Veloso A, Claeys C. Low-frequency noise for different gate dielectrics on state-of-the-art UTBOX SOI nMOSFETs. EUROSOI 2013. 2013 ;[citado 2026 jan. 27 ] - Analog circuit design using graded-channel SOI NMOSFETs
- Extraction of the interface charge density at the silicon substrate interface in SOI MOSFET's at cryogenic temperatures
- Extraction of the interface and oxide charge density in silicon-on-insulator MOSFETs
- Projeto de um processo CMOS com cavidade dupla e dimensões de porta de 2 um
- Spike Anneal Peak Temperature Impact on 1T-DRAM Retention Time
- Advantages of different source/drain engineering on scaled UTBOX FDSOI nMOSFETs at high temperature operation
- Observation of the Two-Sided Read Window on UTBOX SOI 1T-DRAM: Measurement Setup, Numerical and Empirical Results
- Estudo comparativo de estruturas de fonte e dreno de transistores mos submicrometricos
- Comparison between low and high read bias in FB-RAM on UTBOX FDSOI devices
- Effective channel length and series resistence extraction error induced by the substrate in enhancement-mode SOI nMOSFETs
How to cite
A citação é gerada automaticamente e pode não estar totalmente de acordo com as normas
