Analytical Model for Threshold Voltage in UTBB SOI MOSFET in Dynamic Threshold Voltage Operation (2016)
- Authors:
- USP affiliated authors: MARTINO, JOÃO ANTONIO - EP ; SONNENBERG, VICTOR - EP ; ITOCAZU, VITOR TATSUO - EP ; SASAKI, KATIA REGINA AKEMI - EP
- Unidade: EP
- DOI: 10.29292/jics.v12i2.458
- Assunto: SEMICONDUTORES
- Language: Inglês
- Source:
- Título: Journal of Integrated Circuits and Systems
- Volume/Número/Paginação/Ano: v. 12, n. 2, p.101-106, Aug 2016
- Status:
- Artigo publicado em periódico de acesso aberto (Gold Open Access)
- Versão do Documento:
- Versão publicada (Published version)
- Acessar versão aberta:
-
ABNT
ITOCAZU, Vitor Tatsuo et al. Analytical Model for Threshold Voltage in UTBB SOI MOSFET in Dynamic Threshold Voltage Operation. Journal of Integrated Circuits and Systems, v. 12, n. 2, p. 101-106, 2016Tradução . . Disponível em: https://doi.org/10.29292/jics.v12i2.458. Acesso em: 09 abr. 2026. -
APA
Itocazu, V. T., Martino, J. A., Sasaki, K. R. A., Simoen, E., Claeys, C., & Sonnenberg, V. (2016). Analytical Model for Threshold Voltage in UTBB SOI MOSFET in Dynamic Threshold Voltage Operation. Journal of Integrated Circuits and Systems, 12( 2), 101-106. doi:10.29292/jics.v12i2.458 -
NLM
Itocazu VT, Martino JA, Sasaki KRA, Simoen E, Claeys C, Sonnenberg V. Analytical Model for Threshold Voltage in UTBB SOI MOSFET in Dynamic Threshold Voltage Operation [Internet]. Journal of Integrated Circuits and Systems. 2016 ; 12( 2): 101-106.[citado 2026 abr. 09 ] Available from: https://doi.org/10.29292/jics.v12i2.458 -
Vancouver
Itocazu VT, Martino JA, Sasaki KRA, Simoen E, Claeys C, Sonnenberg V. Analytical Model for Threshold Voltage in UTBB SOI MOSFET in Dynamic Threshold Voltage Operation [Internet]. Journal of Integrated Circuits and Systems. 2016 ; 12( 2): 101-106.[citado 2026 abr. 09 ] Available from: https://doi.org/10.29292/jics.v12i2.458 - Ground Plane Influence on Analog Parameters of Different UTBB nMOSFET Technologies
- Analysis of the silicon film thickness and the ground plane influence on ultra thin buried oxide SOI nMOSFETs.
- Optimizing the front and back biases for the best sense margin and retention time in UTBOX FBRAM
- Enhanced dynamic threshold voltage UTBB SOI nMOSFETs
- Extensionless UTBB FDSOI Devices in Enhanced Dynamic Threshold Mode under Low Power Point of View
- Impact of the extension region concentration on the UTBOX IT-FBRAM
- Corner effect on capacitance-voltage curves in triple gate FinFET
- Analysis of the subthreshold slope transition region in SOI nMOSFET
- Experimental and Simulation of 1T-DRAM Trend with the Gate Length on UTBOX Devices
- Improvement of Retention Time Using Pulsed Back Gate Bias on UTBOX SOI Memory Cell
Informações sobre a disponibilidade de versões do artigo em acesso aberto coletadas automaticamente via oaDOI API (Unpaywall).
Por se tratar de integração com serviço externo, podem existir diferentes versões do trabalho (como preprints ou postprints), que podem diferir da versão publicada.
How to cite
A citação é gerada automaticamente e pode não estar totalmente de acordo com as normas
