A dynamic dataflow architecture using partial reconfigurable hardware as an option for multiple cores (2010)
- Authors:
- Autor USP: SILVA, JORGE LUIZ E - ICMC
- Unidade: ICMC
- Subjects: SISTEMAS EMBUTIDOS; COMPUTAÇÃO EVOLUTIVA; ROBÓTICA
- Language: Inglês
- Imprenta:
- Source:
- Título: WSEAS Transactions on Computers
- ISSN: 1109-2750
- Volume/Número/Paginação/Ano: v. 5, n. 9, p. 429-444, 2010
-
ABNT
SILVA, Jorge Luiz e e LOPES, Joelmir José. A dynamic dataflow architecture using partial reconfigurable hardware as an option for multiple cores. WSEAS Transactions on Computers, v. 5, n. 9, p. 429-444, 2010Tradução . . Disponível em: http://www.wseas.us/e-library/transactions/computers/2010/42-418.pdf. Acesso em: 08 nov. 2024. -
APA
Silva, J. L. e, & Lopes, J. J. (2010). A dynamic dataflow architecture using partial reconfigurable hardware as an option for multiple cores. WSEAS Transactions on Computers, 5( 9), 429-444. Recuperado de http://www.wseas.us/e-library/transactions/computers/2010/42-418.pdf -
NLM
Silva JL e, Lopes JJ. A dynamic dataflow architecture using partial reconfigurable hardware as an option for multiple cores [Internet]. WSEAS Transactions on Computers. 2010 ; 5( 9): 429-444.[citado 2024 nov. 08 ] Available from: http://www.wseas.us/e-library/transactions/computers/2010/42-418.pdf -
Vancouver
Silva JL e, Lopes JJ. A dynamic dataflow architecture using partial reconfigurable hardware as an option for multiple cores [Internet]. WSEAS Transactions on Computers. 2010 ; 5( 9): 429-444.[citado 2024 nov. 08 ] Available from: http://www.wseas.us/e-library/transactions/computers/2010/42-418.pdf - A benchmark approach for compilers in reconfigurable hardware
- Research and partial analysis of overhead of a partition model for a partially reconfigurable hardware in a data-driven machine-chicflow
- A partition model using partial reconfigurable hardware for chipCflow project
- Tag management in a reconfigurable tagged-token dataflow architecture
- RtrASSoc51 - adaptable superscalar reconfigurable programmable system on chip: the reconfigurable tools for DSR a development system
- Execution of algorithms using a dynamic dataflow model for reconfigurable hardware: a purpose for matching data
- C commands Implemented direct into the hardware using the ChipCflow Machine
- RtrASSoc51-rI2C (reconfigurable inter integrated circuit)
- The ChipCflow: a tool to generate hardware accelerators using a static dataflow machine designed for a FPGA
- ChipCFlow: uma ferramenta para execução de algoritmos utilizando o modelo a fluxo de dados dinâmico em hardware reconfigurável - organização de memória
How to cite
A citação é gerada automaticamente e pode não estar totalmente de acordo com as normas
