A partition model using partial reconfigurable hardware for chipCflow project (2012)
- Authors:
- USP affiliated authors: SILVA, JORGE LUIZ E - ICMC
- Unidades: ICMC
- Subjects: SISTEMAS EMBUTIDOS; COMPUTAÇÃO EVOLUTIVA; ROBÓTICA
- Language: Inglês
- Imprenta:
- Source:
- Título do periódico: Proceedings
- Conference title: Jornadas SARTECO - JS2012
-
ABNT
SOUZA JUNIOR, Francisco; SILVA, Jorge Luiz e. A partition model using partial reconfigurable hardware for chipCflow project. Anais.. Madrid: SARTECO, 2012. -
APA
Souza Junior, F., & Silva, J. L. e. (2012). A partition model using partial reconfigurable hardware for chipCflow project. In Proceedings. Madrid: SARTECO. -
NLM
Souza Junior F, Silva JL e. A partition model using partial reconfigurable hardware for chipCflow project. Proceedings. 2012 ; -
Vancouver
Souza Junior F, Silva JL e. A partition model using partial reconfigurable hardware for chipCflow project. Proceedings. 2012 ; - A benchmark approach for compilers in reconfigurable hardware
- Tag management in a reconfigurable tagged-token dataflow architecture
- Research and partial analysis of overhead of a partition model for a partially reconfigurable hardware in a data-driven machine-chicflow
- A dynamic dataflow architecture using partial reconfigurable hardware as an option for multiple cores
- Execution of algorithms using a dynamic dataflow model for reconfigurable hardware: a purpose for matching data
- RtrASSoc51 - adaptable superscalar reconfigurable programmable system on chip: the reconfigurable tools for DSR a development system
- C commands Implemented direct into the hardware using the ChipCflow Machine
- RtrASSoc51-rI2C (reconfigurable inter integrated circuit)
- Computadores, sociedade e ética profissional
- The ChipCflow: a tool to generate hardware accelerators using a static dataflow machine designed for a FPGA
How to cite
A citação é gerada automaticamente e pode não estar totalmente de acordo com as normas
