Executing algorithms for dynamic dataflow reconfigurable hardware: the operators protocol (2006)
- Authors:
- USP affiliated authors: SILVA, JORGE LUIZ E - ICMC ; MARQUES, EDUARDO - ICMC
- Unidade: ICMC
- Assunto: SISTEMAS EMBUTIDOS
- Language: Inglês
- Source:
- Título: ReConFig´06
- Conference titles: International Conference on Reconfigurable Computing and FPGA´s
-
ABNT
SILVA, Jorge Luiz e e MARQUES, Eduardo. Executing algorithms for dynamic dataflow reconfigurable hardware: the operators protocol. 2006, Anais.. [S.l.]: Instituto de Ciências Matemáticas e de Computação, Universidade de São Paulo, 2006. . Acesso em: 17 fev. 2026. -
APA
Silva, J. L. e, & Marques, E. (2006). Executing algorithms for dynamic dataflow reconfigurable hardware: the operators protocol. In ReConFig´06. Instituto de Ciências Matemáticas e de Computação, Universidade de São Paulo. -
NLM
Silva JL e, Marques E. Executing algorithms for dynamic dataflow reconfigurable hardware: the operators protocol. ReConFig´06. 2006 ;[citado 2026 fev. 17 ] -
Vancouver
Silva JL e, Marques E. Executing algorithms for dynamic dataflow reconfigurable hardware: the operators protocol. ReConFig´06. 2006 ;[citado 2026 fev. 17 ] - Analysis and implementation of localization and mapping algorithms for mobile robots based on reconfigurable computing
- Research and partial analysis of overhead of a partition model for a partially reconfigurable hardware in a data-driven machine-chicflow
- A partition model using partial reconfigurable hardware for chipCflow project
- Tag management in a reconfigurable tagged-token dataflow architecture
- ChipCFlow: uma ferramenta para execução de algoritmos utilizando o modelo a fluxo de dados dinâmico em hardware reconfigurável - organização de memória
- Execution of algorithms using a dynamic dataflow model for reconfigurable hardware: commands in dataflow graph
- A benchmark approach for compilers in reconfigurable hardware
- RtrASSoc51-rI2C (reconfigurable inter integrated circuit)
- The ChipCflow: a tool to generate hardware accelerators using a static dataflow machine designed for a FPGA
- RtrASSoc51 - adaptable superscalar reconfigurable programmable system on chip: the reconfigurable tools for DSR a development system
How to cite
A citação é gerada automaticamente e pode não estar totalmente de acordo com as normas
