ReP USP - Resultado da busca

Filtros : "CIRCUITOS DIGITAIS" "Indexado no Current Contents" Removido: "Southern Conference on Programmable Logic" Limpar

Filtros

Artigo de periodico
Considering Second-Harmonic Terms in the Operation of the Phase Detector for Second-Order Phase-Locked Loop (2003)
Piqueira, José Roberto Castilho ; Monteiro, Luiz Henrique Alves
Source: IEEE Transactions on Circuits and Systems. Unidade: EP
Assunto: CIRCUITOS DIGITAIS
A citação é gerada automaticamente e pode não estar totalmente de acordo com as normas
ABNT
PIQUEIRA, José Roberto Castilho e MONTEIRO, Luiz Henrique Alves. Considering Second-Harmonic Terms in the Operation of the Phase Detector for Second-Order Phase-Locked Loop. IEEE Transactions on Circuits and Systems, v. 50, n. 6, p. 805-809, 2003Tradução . . Disponível em: https://doi.org/10.1109/tcsi.2003.812612. Acesso em: 06 dez. 2025.
APA
Piqueira, J. R. C., & Monteiro, L. H. A. (2003). Considering Second-Harmonic Terms in the Operation of the Phase Detector for Second-Order Phase-Locked Loop. IEEE Transactions on Circuits and Systems, 50( 6), 805-809. doi:10.1109/tcsi.2003.812612
NLM
Piqueira JRC, Monteiro LHA. Considering Second-Harmonic Terms in the Operation of the Phase Detector for Second-Order Phase-Locked Loop [Internet]. IEEE Transactions on Circuits and Systems. 2003 ; 50( 6): 805-809.[citado 2025 dez. 06 ] Available from: https://doi.org/10.1109/tcsi.2003.812612
Vancouver
Piqueira JRC, Monteiro LHA. Considering Second-Harmonic Terms in the Operation of the Phase Detector for Second-Order Phase-Locked Loop [Internet]. IEEE Transactions on Circuits and Systems. 2003 ; 50( 6): 805-809.[citado 2025 dez. 06 ] Available from: https://doi.org/10.1109/tcsi.2003.812612
Artigo de periodico
Extended TSPC structures with double input/output data throughput for gigahertz CMOS circuit design (2002)
Soares Junior, João Navarro ; Van Noije, Wilhelmus Adrianus Maria
Source: IEEE Transactions on Very Large Scale Integration (VLSI) Systems. Unidade: EP
Assunto: CIRCUITOS DIGITAIS
A citação é gerada automaticamente e pode não estar totalmente de acordo com as normas
ABNT
SOARES JUNIOR, João Navarro e VAN NOIJE, Wilhelmus Adrianus Maria. Extended TSPC structures with double input/output data throughput for gigahertz CMOS circuit design. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v. 10, n. 3, p. 301-308, 2002Tradução . . Disponível em: https://doi.org/10.1109/tvlsi.2002.1043333. Acesso em: 06 dez. 2025.
APA
Soares Junior, J. N., & Van Noije, W. A. M. (2002). Extended TSPC structures with double input/output data throughput for gigahertz CMOS circuit design. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 10( 3), 301-308. doi:10.1109/tvlsi.2002.1043333
NLM
Soares Junior JN, Van Noije WAM. Extended TSPC structures with double input/output data throughput for gigahertz CMOS circuit design [Internet]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2002 ; 10( 3): 301-308.[citado 2025 dez. 06 ] Available from: https://doi.org/10.1109/tvlsi.2002.1043333
Vancouver
Soares Junior JN, Van Noije WAM. Extended TSPC structures with double input/output data throughput for gigahertz CMOS circuit design [Internet]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2002 ; 10( 3): 301-308.[citado 2025 dez. 06 ] Available from: https://doi.org/10.1109/tvlsi.2002.1043333

Digital Library of Intellectual Production of Universidade de São Paulo 2012 - 2025