A partition model using partial reconfigurable hardware for chipCflow project (2012)
Souza Junior, Francisco; Silva, Jorge Luiz e 
Source: Proceedings. Conference titles: Jornadas SARTECO - JS2012. Unidade: ICMC
Subjects: SISTEMAS EMBUTIDOS, COMPUTAÇÃO EVOLUTIVA, ROBÓTICA
A citação é gerada automaticamente e pode não estar totalmente de acordo com as normas
ABNT
SOUZA JUNIOR, Francisco e SILVA, Jorge Luiz e. A partition model using partial reconfigurable hardware for chipCflow project. 2012, Anais.. Madrid: SARTECO, 2012. . Acesso em: 07 out. 2024.APA
Souza Junior, F., & Silva, J. L. e. (2012). A partition model using partial reconfigurable hardware for chipCflow project. In Proceedings. Madrid: SARTECO.NLM
Souza Junior F, Silva JL e. A partition model using partial reconfigurable hardware for chipCflow project. Proceedings. 2012 ;[citado 2024 out. 07 ]Vancouver
Souza Junior F, Silva JL e. A partition model using partial reconfigurable hardware for chipCflow project. Proceedings. 2012 ;[citado 2024 out. 07 ]
