Fast resource and timing aware design optimisation for high-level synthesis - Perina, André Bannwart; Silitonga, Arthur; Becker, Jürgen; Bonato, Vanderlei (IEEE Transactions on Computers, 2021)