FPGA based real time non-linear image processor (2008)
Fonte: Proceedings. Nome do evento: Southern Conference on Programmable Logic. Unidade: EESC
Assuntos: TEMPO-REAL, ARQUITETURAS PARALELAS, PROCESSAMENTO DIGITAL DE IMAGENS
ABNT
PEDRINO, Emerson Carlos e RODA, Valentin Obac e OGASHAWARA, Osmar. FPGA based real time non-linear image processor. 2008, Anais.. Piscataway: IEEE, 2008. . Acesso em: 11 nov. 2025.APA
Pedrino, E. C., Roda, V. O., & Ogashawara, O. (2008). FPGA based real time non-linear image processor. In Proceedings. Piscataway: IEEE.NLM
Pedrino EC, Roda VO, Ogashawara O. FPGA based real time non-linear image processor. Proceedings. 2008 ;[citado 2025 nov. 11 ]Vancouver
Pedrino EC, Roda VO, Ogashawara O. FPGA based real time non-linear image processor. Proceedings. 2008 ;[citado 2025 nov. 11 ]

