# Boletim Técnico da Escola Politécnica da USP Departamento de Engenharia de Sistemas Eletrônicos

ISSN 1517-3542

BT/PSI/0203

# A Wideband Down-Converter MMIC with Gain Control for Digital Radio Systems

Marcelo Bender Perotoni Denise Consonni O presente trabalho é um resumo da dissertação de mestrado apresentada por Marcelo Bender Perotoni, sob orientação da Profa. Dra. Denise Consonni.: "Estudo sobre a Características de Misturadores de Microondas", defendida em 29/11/01, na Escola Politécnica.

A íntegra da dissertação encontra-se à disposição com o autor e na Biblioteca de Engenharia de Eletricidade da Escola Politécnica/USP.

# FICHA CATALOGRÁFICA

Perotoni, Marcelo Bender

A wideband down-converter MMIC with gain control for digital radio systems / M.B. Perotoni, D. Consonni. – São Paulo : EPUSP, 2002.

- p. (Boletim Técnico da Escola Politécnica da USP, Departamento de Engenharia de Sistemas Eletrônicos, BT/PSI/0203)
- 1. Tecnologia de microondas 2. Circuitos integrados I. Consonni, Denise II. Universidade de São Paulo. Escola Politécnica. Departamento de Engenharia de Sistemas Eletrônicos III. Título IV. Série ISSN 1517-3542

CDD 621.3813 621.3815

# A Wideband Down-Converter MMIC with Gain Control for Digital Radio Systems

D. Viveiros Jr., M. B. Perotoni, M.A.Luqueze, D.Consonni and J.G.C. Poloto\*

Abstract — This work describes the development of a monolithic microwave integrated circuit (MMIC) downconverter, which integrates a five stage variable gain low-noise amplifier (LNA) and an image-rejection diode mixer. The circuit was implemented with a 40 GHz PHEMT (pseudomorphic high electron mobility transistor) GaAs technology, and operates over the 5.8 to 8.5 GHz band. The measured average noise figure is 2.5 dB and the average gain is 26 dB, with a control range of 35 dB. The MMIC was mounted and characterized in a commercial BGA (ball grid array) package, for application in digital radio systems.

Index Terms — MMIC, down-converter, wideband microwave circuit, digital radio system.

## I. INTRODUCTION

The MMIC technology offers attractive advantages over its hybrid counterpart, in terms of compactness, low power consumption, reliability and low parasitics, leading to wideband operation. The maturity achieved by this technology, which results in circuit high yield and repeatability, have considerably reduced the price and time for design prototyping. MMIC technology based on pHEMT devices (0.25 µm gate) offers high performance for both high power and low noise design up to 30 GHz.

A MMIC down-converter has been developed, in order to explore these characteristics. Design specifications were based on the 5.8 to 8.5 GHz digital radio band, and the circuit was fabricated at Triquint-Texas Semiconductor GaAs foundry [1]. A MMIC wideband down-converter, featuring gain control, has resulted and is being used for replacing several MIC hybrid blocks, each one specifically tuned for a particular receiver sub-band.

## II. CIRCUIT DESIGN

The MMIC down-converter integrates a low-noise variable gain five stage pHEMT amplifier and an image-rejection diode mixer. LO band covers 5.8 to 8.4 GHz, RF band varies from 5.9 to 8.5 GHz, and IF is centered in 70MHz (55 to 85 MHz).

This project has been supported by NEC do Brasil, under the Contract For Scientific and Technological Cooperation NEC-USP/FDTE No. 001/1997. The authors are with LME, Microelectronic Laboratory, Dept. of Electronic System Engineering, Escola Politécnica, University of São Paulo, C.P.61548, CEP 05424-970, São Paulo, SP, Brazil, Tel. 55-11-3818.5255, Fax. 55-11-3818.5585, and with \* NEC do Brasil. The e-mails are respectively davivir@lme.usp.br , mpero@lme.usp.br , mluqueze@lme.usp.br , mluqueze@lme.usp.br , dconsoni@lme.usp.br and gilbertp@nec.com.br.

Four variable attenuators are included at the amplifier inter-stages, and connected to a control voltage VC (-2 to 0V), so that the amplifier gain can be automatically controlled. Input RF power can vary from -90 to -20dBm. The AGC circuitry operates from -45 to -20dBm, in order to maintain the amplifier output power at a constant level (-8 dBm), as well as guaranteeing third-order intermodulation (IM3) specifications at any conditions. Each amplifier transistor is independently biased, and drain currents can be adjusted for optimum noise and gain performance.

The mixer was designed using a phasing scheme for separating signal from image response. PHEMT diodes were employed in the single-balanced mixer structure, and lumped elements were used for implementing the power divider modules, as means for minimizing the GaAs circuit area and broadening operation bandwidth.

The blocks that compose the amplifier and mixer were separately designed in schematics and layout formats, and gradually integrated to their final structure. HP-EESOF [2] and Triquint-Texas MASC libraries [1] were the CAD tools used in the MMIC design and simulation.

#### A. Low Noise Amplifier

A block diagram of the low-noise amplifier is depicted in Fig.1. All stages were implemented using (8x50µm) pHEMT devices. As a first design step, a fitting procedure on the nonlinear parameter model was carried out for approximating S-parameters obtained from linear and non-linear transistor models, at nominal bias conditions (Vds=3V; Vgs=-0.52V; Id=40mA).




Fig.1 LNA Block Diagram

In the first stage, a short circuit terminated microstrip line provided an inductive series feedback at the transistor source, in order to improve circuit stability and ease input matching for optimum noise figure [3]. Output matching network of the first stage, as well as all other matching networks for the other stages were designed for optimum gain conditions, and implemented with lumped components.

The key element of the variable attenuators is a cold pHEMT (dimension 4x75µm), parallel connected to the circuit (Fig.2). It operates as a variable resistance, as the drain voltage is null, and the gate bias varies between -2V (no attenuation) and 0V (maximum attenuation). In order to minimize the influence of such variable components on the frequency response of the amplifier, two fixed pads were connected at each port of the attenuator.

The final circuit was optimized for low noise, high gain, flat frequency response and good intermodulation performance. Linear transistor models were used for simulating noise and phase delay. Non-linear models and test benches were employed in the simulation of gain and intermodulation performance. Some simulated results obtained for the LNA circuit are shown in Figs.3, 4, 5 and 6 and in Table I. Figs. 5 and 6 show the action of the variable attenuators and AGC circuitry, decreasing the gain as the input power level increases, and maintaining output power level fixed at –8 dBm.




Fig.2 Cold pHEMT Variable Attenuator




Fig.3 LNA Simulated Noise Figure




Fig.4 LNA Simulated Gain




Fig.5 LNA Simulated Gain as function of input power




Fig.6 LNA Simulated Output power as function of input power

TABLE I LNA SIMULATED CHARACTERISTICS

| Input Return Loss                     | ≥ 6 dB   |  |
|---------------------------------------|----------|--|
| Output Return Loss                    | ≥ 12 dB  |  |
| 3 <sup>rd</sup> order intermodulation | ≥ 56 dBc |  |

#### B. Image-Rejection Mixer

The image frequency problem may be overcome by employing the structure shown in Fig.7, named image-rejection mixer [4].




Fig.7 Diagram of Image-Rejection Mixer

The image-rejection mixer is composed by two identical mixers, fed by in-phase LO input signals and 90° out-of-phase RF signals. At the output of both mixers, an IF hybrid is connected to separate the USB (upper-side-band) from the LSB (lower-side-band) IF products. Each basic building block of the image rejection mixer is described next.

# 1) Local Oscillator Power Divider:

The topology of the local oscillator power divider is based on a lumped element, low-pass Wilkinson power divider (Fig.8) [5], which divides the incident power at port P1 equally between ports P2 and P3.




Fig.8 Schematics of Lumped-Element Power Divider

The values of the elements are calculated according to [6]:

$$R = 2Z_0$$
  $L = \frac{\sqrt{2}Z_0}{\omega_0}$   $C = \frac{1}{\sqrt{2}Z_0\omega_0}$   $C_0 = 2C$ 

where  $Z_0$  is the characteristic impedance (50 $\Omega$ ) and  $\omega_0$  is the center angular frequency.

#### 2) 90° RF Divider:

The RF signal must be symmetrically split, but with a 90° phase difference between the outputs. This can be accomplished by cascading LC networks to the output ports of the Wilkinson power divider, as presented in Fig.9.




Fig.9 Lumped-Element RF Hybrid

The power divider is followed by two filters – a low-pass ( $L_{lp}$  and  $C_{lp}$ ) and a high-pass ( $L_{hp}$  and  $C_{hp}$ ). The poles of their transfer functions are located, respectively, at  $1/(L_{lp}C_{lp})$  and  $1/(L_{hp}C_{hp})$ . By the appropriate choice of the element values, it is possible to make each filter phase response resulting in 45°, adding up the desired 90° at the center frequency. The electrical performance of the power divider is perturbed by the presence of the filters, and optimization must be applied in the design process.

#### 3) 180° Mixer Hybrid:

The balanced basic mixer employs a 180° rat-race lumped-element coupler. The basic circuit is presented in Fig.10.




Fig.10 Lumped-Element 180° Hybrid

The design equations [6,7] are:

$$L_1 = \frac{\sqrt{2}Z_0}{\omega_0}$$
  $C_0 = \frac{\sqrt{2}}{\omega_0 Z_0}$   $C_1 = \frac{1}{\sqrt{2}\omega_0 Z_0}$ 

#### 4) Low-Pass Filters:

Low-pass filters, implemented with a single LC section, are used in the mixer circuits for extracting the IF signal. A cut-off frequency of about 500 MHz represents a reasonable tradeoff between performance and component values. It should be noticed that capacitor values must be chosen within a given range, limited by the foundry process. Very large inductors are also undesirable, for their large dimensions, which increases parasitics and electromagnetic coupling.

#### 5) Diode Modeling:

The mixer design was based on an available IPHC (intermediate-power, high-current process) diode model, provided by the foundry [1]. However, the actual circuit was implemented on pHEMT technology. The differences between simulated and measured results might be ascribed to the variation in the model parameters of both devices. Later, some pHEMT diode samples (4x37.5µm) were sent by the foundry (together with the down-converter chips), and then the parameter models were extracted. The procedure consisted in: -DC measurement of the diode IxV characteristic, performed with a HP4145 Curve Tracer; and -AC impedance response, obtained from the S<sub>11</sub> parameter, with the diode cathode grounded [8]. The latter measurement was implemented using an automated network analyzer HP8510. Table II outlines some differences between the averaged parameters obtained from measured pHEMT diode samples and the original IPHC diode model. Posterior simulations have shown a significant dependence of mixer performance upon diode parameters.

TABLE II
DIODE MODEL PARAMETERS (4x37.5µm devices)

| Parameter          | IPHC                   | pHEMT     |
|--------------------|------------------------|-----------|
| $R_{S}[\Omega]$    | 3.27                   | 8         |
| I <sub>S</sub> [A] | 2.37 10 <sup>-13</sup> | 4.6 10-11 |
| N                  | 1.14                   | 1.86      |
| BV [V]             | 4.05                   | 7.83      |
| VJ [V]             | 0.71                   | 0.69      |
| Cio [pF]           | 0.214                  | 0.192     |

R<sub>S</sub>: series resistance
I<sub>S</sub>: saturation current
N: ideality factor
BV: breakdown voltage
VJ: forward knee voltage
C<sub>j0</sub>: zero-bias diode capacitance

## 6) Single-Balanced Mixer:

The basic schematic of the single balanced mixer is depicted in Fig.11.




Fig.11 Diagram of single-balanced mixer

The mixer is composed by the  $180^{\circ}$  hybrid (ratrace), a low pass filter ( $L_f$  and  $C_f$ ), block capacitors ( $C_p$ ) and two identical pHEMT diodes. The RF signal is applied to the hybrid port P4, resulting in-phase on both diodes, unlike the LO signal, fed at port is P2 and being  $180^{\circ}$  out of phase on the diodes. The hybrid provides isolation from one source to the other (OL and RF). The high amplitude LO signal, incident  $180^{\circ}$  out of phase on the diodes, modulates the conductance of both devices. Since they are connected out of phase, i.e., one with its cathode grounded and the other with its anode grounded, both will show an in-phase modulated conductance. Therefore, the RF signal will be presented with a time variant conductance in both diodes, which results in the mixing products being generated. The block capacitors were chosen to be 2 pF.

The monolithic balanced mixer layout is presented in Fig.12. The IF filter was implemented with two parallel capacitors, adding up 6 pF. The large area required by the inductors is one of the tradeoffs when disposing the elements in the layout workspace. The circuit occupies an area of  $1,800~\mu m$  (x-axis) by  $1,100~\mu m$  (y-axis).




Fig.12 Layout of MMIC balanced mixer

The simulated results obtained for the balanced mixer are shown in Figs. 13 and 14.




Fig.13 Simulated Conversion Loss and Noise Figure of balanced mixer




Fig.14 Simulated L/I, 2L/I and L/R isolations of balanced mixer

The simulated results show a conversion loss lower than 7.2 dB, and noise figure lower than 6. The isolation between the LO and IF port is higher than 46 dB. The circuit was simulated with a LO power of 13 dBm, a level for which the conversion loss is minimum at the center frequency (7.2 GHz). Under the same conditions, simulated IP3 point was obtained at 13.4 dBm of RF input.

#### 7) Image-Rejection Mixer:

The image rejection mixer was composed from the previously described circuits. The final layout is presented in Fig.15.




Fig.15 Layout of image-rejection mixer

The circuit occupies an area of 3,106  $\mu m$  (x-axis) by 3,000  $\mu m$  (y-axis). It is noted that both IF ports contain the IF USB and LSB responses. The IF hybrid is located off-chip and its role is to separate these IF responses. The chosen IF hybrid output port should correspond to the translated RF signal. The other output port should be terminated by a load. The ratio between the desired and the image response, at the chosen IF port, is named image rejection, as presented in Fig.16.




Fig.16 Simulated results of image-rejection mixer

A flat conversion loss can be observed over the operation band. However, the image rejection parameter is a tuned characteristic, since it depends on the amplitude and phase response of the power dividers, and is very sensitive to the symmetry of the image-rejection structure. Such symmetry is more easily obtained in monolithic implementations than in its hybrid counterpart. This explains the wider operation bandwidth that can be achieved with monolithic image-rejection mixers.

#### III. CIRCUIT CHARACTERIZATION AND RESULTS

The final down-converter layout is shown in Fig.17. A photograph of the MMIC is reproduced in Fig.18. The chips were mounted in BGA (ball grid array) packages [9] and inserted in a test jig for characterization (Fig.19).

conditions of control voltages are also represented, for maximum IF output level (-18 dBm). In Fig.21, the measured gain results for eight chips are presented comparatively with the simulated curve, for control voltage set at -2V (no attenuation). It can be seen that simulation predicted higher gain values than the actually measured results. Such variation could be explained by differences between the diode model parameters (as design was based on IPHC diode model, and the circuit was fabricated with pHEMT diodes) and imperfections in the pHEMT models.




Fig.17 Final Layout of Down-Converter




Fig.18 Photograph of MMIC Down-Converter (6.3 x 3.2 mm2)

The test jig included the IF hybrid, as well as bias and control circuitry. Measurements of the down-converter were performed using sweep generators, a spectrum analyzer (HP8565E) and a Noise Figure Meter (HP8970B). The local oscillator power was adjusted in + 16 dBm at the mixer input. Measurements and simulations were performed under the same conditions, over the operating band. Fig.20 shows the down-converter simulated and measured gain for the two extreme control voltages (0V and -2V). Other spare

Fig.22 shows the image rejection simulated and measured characteristics for various samples of the down-converter, over the operation band. Although image rejection degenerates towards the higher limit of frequency band, this parameter can be easily tuned through an extra variable capacitor connected between the input terminals of the IF hybrid.

The measured noise figure for eight different chips are displayed in Fig.23. It can be noticed that for all measured characteristics, there is not much dispersion over tested samples, showing a very stable technological process. Table III summarizes the specifications and measured downconverter performance.




Fig.19 Photograph of MMIC Down-Converter mounted in Test Jig




Fig.20 Down-Converter Simulated and Measured Gain ( $P_{OL}$ =+16 dBm,  $P_{RF}$ =-45 dBm). VC=control voltage




Fig.21 Down-Converter Simulated Gain and Measured Results for eight different chips (VC=2V)




Fig.22 Down-Converter Simulated Image Rejection and and Measured Results for different chips (VC=-2V)




Fig.23 Down-Converter Measured Noise Figure for eight different chips (VC=-2V)

TABLE III
DOWN-CONVERTER SPECIFICATIONS AND MEASURED CHARACTERISTICS

| LO Band  | 5.8 to 8.4 GHz        |  |
|--|-----------------------|--|
| RF Band  | 5.9 to 8.5 GHz        |  |
| IF Band  | 55 to 85 MHz          |  |
| Linear Gain  | $26 \pm 4 \text{ dB}$ |  |
| RF input level range                               | -90 to -20 dBm        |  |
| LO power level                                     | + 16 dBm              |  |
| Noise Figure                                       | ≤2.8dB                |  |
| Image Rejection                                    | ≥ 8 dB                |  |
| LI Isolation                                       | ≥ 50 dB               |  |
| 3 <sup>rd</sup> order intermodulation              | ≥ 50 dBc              |  |
| Output power 3 <sup>rd</sup> order intercept point | +8dBm                 |  |
| RF Input Return Loss                               | ≥ 5 dB                |  |
| LO Input Return Loss                               | ≥ 8 dB                |  |
| IF Output Return Loss                              | ≥ 12 dB               |  |
| DC power consumption                               | 0.6W                  |  |

#### IV. CONCLUSION

The development of a MMIC down-converter based on a 0.25 um PHEMT GaAs technology has been described. The circuit operates over a wideband (5.8 to 8.5 GHz), with low DC power consumption (600 mW), integrating a low-noise variable-gain five stage amplifier and a diode image-rejection mixer. The chip features 26 dB average gain, with 35dB control range, achieved through four variable cold pHEMT attenuators placed between amplifier stages, and controlled by an AGC circuitry. Average measured noise figure is 2.5dB, and image rejection higher than 10 dB can be obtained over the band. Circuit linearity guarantees third order intermodulation products down to 50 dBc or more, at any conditions, and third order intercept point at +8dBm output IF power. The MMIC was mounted in a commercial BGA package. The characterization of eight different packaged samples, inserted in a special test jig, showed a low dispersion in the MMIC performance. The MMIC fulfils all the specified requirements for operating in digital radio systems, replacing various tuned hybrid down-converters.

#### REFERENCES

- [1] Triquint-Texas Semiconductor GaAs Foundry Design Guide and MASC Library, 1999. <a href="https://www.triquint.com">www.triquint.com</a>
- [2] HP-EESOF Libra, Series IV. www.agilent.com
- [3] D.D.Henkes, "Design uses series feedback to achieve simultaneous low input VSWR and low noise", Applied Microwave and Wireless, pp.26-32, Oct. 1998.
- [4] A.K. Gorwara, "Phase and amplitude balance: key to image rejection mixers", Microwaves, pp. 64-72, oct. 1972
- [5] J.Putnam, R. Puente, "A monolithic image-rejection mixer on GaAs using lumped elements", Microwave Journal, pp.107-116, Nov. 1987.
- [6] I. Baccaro, D. Consonni, "Design of lumped-element couplers and power dividers" (in Portuguese), Technical Report, LME/EPUSP, Sept. 1990.
- [7] S.J.Parisi, "180° lumped element hybrid", IEEE MTT-S Digest, pp.1243-1246, 1989.
- [8] H. Fukui, "Determination of the basic parameters of a GaAs MESFET", The Bell System Technical Journal, pp. 771-797, mar 1979.
- [9] Micro Substrates Corp., www.microsubstrates.com

#### **ACKNOWLEDGMENTS**

The authors are grateful to Márcio de Almeida Valle (LME) and Paulo Eduardo Martins (NEC), for their work on the MMIC packaging and test jig; and to Jair Pereira de Souza (LME) for photographs and for helping in circuit characterization. Our gratitude also to Lisa Howard (Triquint-Texas) for her valuable assistance during circuit design and fabrication. M.B.Perotoni received a scholarship from CNPq, Brazil, during his graduate program.

# **BOLETINS TÉCNICOS - TEXTOS PUBLICADOS**

- BT/PSI/0001 Observabilidade Topológica de Osawa em Redes não Lineares ARMANDO HANDAYA, FLÁVIO A. M. CIPPARRONE
- BT/PSI/0002 Desenvolvimento de uma Microbalança de Quartzo para Detectar Gases ROBERTO CHURA CHAMBI, FRANCISCO JAVIER RAMIREZ FERNANDEZ
- BT/PSI/0003 Sistema para Desenvolvimento de Sensores Inteligentes ANTONIO CARLOS GASPARETTI, FRANCISCO JAVIER RAMIREZ FERNANDEZ
- BT/PSI/0004 A 1.6GHz Dual Modulus Prescaler Using the Extended True Single-Phase Clock CMOS Circuit Technique (E-TSPC) JOÃO NAVARRO SOARES JÚNIOR, WILHELMUS ADRIANUS M. VAN NOIJE
- BT/PSI/0005 Modelamento em Linguagem VHDL de uma Unidade de Policiamento para Redes Locais ATM ÉDSON TAKESHI NAKAMURA, MARIUS STRUM
- BT/PSI/0006 Otimização das Operações Coletivas para um Aglomerado de 8 Computadores usando uma Rede Ethemet 10 Mbps baseada em Hub MARTHA TORRES, SERGIO TAKEO KOFUJI
- BT/PSI/0007 Short Temporal Coherence Optical Source With External Fiber Optics Cavity CARMEM LÚCIA BARBOSA, JOSÉ KEBLER DA CUNHA PINTO
- BT/PSI/0008 Hidrogenated Carbon Films Used as Mask in Wafer Processing With Integrated Circuits: Post-Processing JUAN M. JARAMILLO O., RONALDO D. MANSANO, EDGAR CHARRY R.
- BT/PSI/0009 Redes Neurais em VLS ANTONIO RAMIREZ HIDALGO, FRANCISCO JAVIER RAMIREZ FERNANDEZ
- BT/PSI/0010 Caracterização de Filmes Obtidos a Partir da Deposição por Plasma de Hexametildissilazana SANDRINO NOGUEIRA, MARIA LÚCIA PEREIRA DA SILVA
- BT/PSI/0011 InterFace: A Real Time Facial Animation System JOSÉ DANIEL RAMOS WEY, MARCELO KNORICH ZUFFO
- BT/PSI/0012 Análise de Desempenho Dinâmico de Sistemas de Transmissão em Corrente Continua Multiterminais Série Utilizando GTO MARIA APARECIDA DOS SANTOS, WALDIR PÓ
- BT/PSI/0013 Estudo de Dispositivos Miniaturizados para Controle do Escoamento de Fluidos ELIPHAS WAGNER SIMÕES, ROGÉRIO FURLAN
- BT/PSI/0014 Projeto de um Sistema de Sinalização de Tronco E1: Um Estudo de Caso usando o Ambiente Ptolemy OSCAR W. PEÑA GUILARTE, MARIUS STRUM
- BT/PSI/0015 Obtenção de Filmes de Nitreto de Silício por Deposição Química Assistida por Plasma Acoplado Indutivamente LUÍS DE S. ZAMBOM, ROGÉRIO FURLAN, RONALDO D. MANSANO
- BT/PSI/0016 Obtenção de Oxinitretos de Porta por Processamento Térmico Rápido Visando a Fabricação de Circuitos Integrados MOS LEANDRO ZEIDAN TOQUETTI, SEBASTIÃO G. SANTOS FILHO
- BT/PSI/0017 Characterization of Silicon Oxide Thin Films Deposited by TEOS PECVD ANA NEILDE R. DA SILVA, NILTON I. MORIMOTO
- BT/PSI/0018 Estudo e Caracterização de Filmes Sipos para a Passivação de Dispositivos de Potência EDUARDO DOS SANTOS FERREIRA, NILTON ITIRO MORIMOTO
- BT/PSI/0019 Simulação, Funcional e Elétrica, de Diodos Controlados por Porta Visando Demonstrar a sua Aplicabilidade como Sensor de Radiação Luminosa HUGO PUERTAS DE ARAÚJO, SEBASTIÃO GOMES DOS SANTOS FILHO
- BT/PSI/0020 Graded-Channel Fully-Depleted Silicon-on-Insulator Nmosfet for Reducing the Parasitic Bipolar Effects MARCELO ANTONIO PAVANELLO, JOÃO ANTONIO MARTINO, DENIS FLANDRE
- BT/PSI/0021 FFT para Detecção de Aromas G. C. SANTOS QUISPE, F. J. RAMIREZ FERNANDEZ
- BT/PSI/0201 Estudo e Aplicação de Litografia por Feixe de Elétrons na Fabricação de Estruturas de Relevo Contínuo para Utilização em Microóptica Integrada HAMILTON FERNANDES DE MORAES JUNIOR, ANTONIO CARLOS SEABRA
- BT/PSI/0202 Sistemas de Adaptação ao Locutor Utilizando Autovozes LISELENE DE ABREU BORGES, MIGUEL ARJONA RAMÍREZ

