ReP USP - Resultado da busca

Filtros : "Ieee Journal of Solid-State Circuits" Limpar

Filtros

Artigo de periodico
Precise final state determination of mismatched cmos latches (1995)
Van Noije, Wilhelmus Adrianus Maria ; Liu, W T; Soares Junior, João Navarro
Fonte: Ieee Journal of Solid-State Circuits. Unidade: EP
Assunto: CIRCUITOS INTEGRADOS
A citação é gerada automaticamente e pode não estar totalmente de acordo com as normas
ABNT
VAN NOIJE, Wilhelmus Adrianus Maria e LIU, W T e SOARES JUNIOR, João Navarro. Precise final state determination of mismatched cmos latches. Ieee Journal of Solid-State Circuits, v. 30, n. 5 , p. 607-11, 1995Tradução . . Acesso em: 15 nov. 2025.
APA
Van Noije, W. A. M., Liu, W. T., & Soares Junior, J. N. (1995). Precise final state determination of mismatched cmos latches. Ieee Journal of Solid-State Circuits, 30( 5 ), 607-11.
NLM
Van Noije WAM, Liu WT, Soares Junior JN. Precise final state determination of mismatched cmos latches. Ieee Journal of Solid-State Circuits. 1995 ;30( 5 ): 607-11.[citado 2025 nov. 15 ]
Vancouver
Van Noije WAM, Liu WT, Soares Junior JN. Precise final state determination of mismatched cmos latches. Ieee Journal of Solid-State Circuits. 1995 ;30( 5 ): 607-11.[citado 2025 nov. 15 ]
Artigo de periodico
Sampling technique and its cmos implementation with 1 gb / s bandwith and 25 ps resolution (1994)
Gray, C T; Liu, W; Van Noije, Wilhelmus Adrianus Maria ; Hugues Junior, A; Cavin, R K
Fonte: Ieee Journal of Solid-State Circuits. Unidade: EP
Assunto: CIRCUITOS INTEGRADOS
A citação é gerada automaticamente e pode não estar totalmente de acordo com as normas
ABNT
GRAY, C T et al. Sampling technique and its cmos implementation with 1 gb / s bandwith and 25 ps resolution. Ieee Journal of Solid-State Circuits, v. 29, n. 3 , p. 340-9, 1994Tradução . . Acesso em: 15 nov. 2025.
APA
Gray, C. T., Liu, W., Van Noije, W. A. M., Hugues Junior, A., & Cavin, R. K. (1994). Sampling technique and its cmos implementation with 1 gb / s bandwith and 25 ps resolution. Ieee Journal of Solid-State Circuits, 29( 3 ), 340-9.
NLM
Gray CT, Liu W, Van Noije WAM, Hugues Junior A, Cavin RK. Sampling technique and its cmos implementation with 1 gb / s bandwith and 25 ps resolution. Ieee Journal of Solid-State Circuits. 1994 ;29( 3 ): 340-9.[citado 2025 nov. 15 ]
Vancouver
Gray CT, Liu W, Van Noije WAM, Hugues Junior A, Cavin RK. Sampling technique and its cmos implementation with 1 gb / s bandwith and 25 ps resolution. Ieee Journal of Solid-State Circuits. 1994 ;29( 3 ): 340-9.[citado 2025 nov. 15 ]

Biblioteca Digital de Produção Intelectual da Universidade de São Paulo 2012 - 2025